Stay up to date with the latest news, blogs about FPGA and its applications, our projects and much more.
News
QBayLogic has been selected to participate in the Innovation Mission Japan Semiconductors, commissioned by the Ministry of Economic Affairs and Climate.
Blog
It is now easier to get started with Clash on the Arrow DECA development kit. With the release of the DECA Starter Project.
Blog
As it happens, I had been working on a project to exchange data packets between the FPGA (in Clash) and the HPS on a Terasic DE10-Standard.
Blog
We just released a new and convenient way to get started with Clash: a starter project based on Stack!
Blog
For this tutorial, you will need at least Clash version 1.6.3. We’ll be programming the Terasic DE0-Nano FPGA development board using the functional hardware description language Clash.
News
It’s here! Clash 1.0 is finally released! And it has a binary release for the very first time! Check out the install instructions on how to get it!
A 3µs deadline at 5000 fps, met on an FPGA. Our RTL for TOmCAT, ESA’s terabit optical link, with TNO and Demcon.
Verification that catches problems early, not late. We rebuilt Axign’s flow around CI and simulation tooling for their next-gen audio chips.
Eight FPGA boards, optically linked, synced to the nanosecond. Our proof-of-concept hardware and software stack for Bittide, Google’s research ...
A low-latency switch carrying four Ethernet streams down one optical fiber, with EtherCAT under a microsecond end to end. QBayLogic’s FPGA fir ...
A steel ball through a spinning disc, every time. Our hard real-time controller for CAES at the University of Twente.
We are your business partner for powerful FPGA design and digital design automation. Discover what our innovative and advanced chip solutions can offer you. The more complex the challenge, the more excited we become!